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ABSTRACT

Signal integrity (SI) and power integrity (PI) are essential for datacenter
application. A typical datacenter rack consists of a switch on the top of the rack, servers,
and storage units. Three SI/PI related problems for datacenter application are analyzed in
this research.
The first topic is analysis on power via induced Quasi-quarter-wavelength
resonance to reduce crosstalk. Using an analytical model and 3D full-wave simulation
models, a physical explanation for the unexpected resonance in the differential signal pairs
is proposed. Considering the difficulty in changing the pin map of the IC-package, several
PCB layouts to eliminate the power via induced quasi-quarter-wavelength resonance are
proposed without the need to changing the pin map of the package. By applying the
proposed methods, the resonance is eliminated and the FEXT is lowered.
In the second study, perturbation analysis are applied to two types of copper twinax
cable to study the inhomogeneous dielectric induced modulation.
The last topic is inductance calculation for the power net area fill based on planeair PEEC method. In this paper, a new partial element equivalent circuit based methods are
presented to compute the inductance of parallel plate-like planes and other structures.
Examples are given to show that the new method can efficiently compute inductances for
multiple IC power vias, power/ground planes, and multiple decoupling capacitors. The
proposed model is validated with both full-wave CEM solutions as well as with
measurements. Further, the speed and the accuracy for real PCB and package designs are
presented to validate the efficiency as well as the accuracy of the proposed approach.
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1. INTRODUCTION

As the Ethernet datarate continue to increasing, signal interity and power integrity
has becoming more important for high-speed links. A typical high-speed link in a
datacenter rack consists of printed mother boards, connectors, cables, and optical modules.
Three signal interity and power integrity related topics are analyzed in this dissertation.
It is now becoming an emerging trend in package design to use power pins to serve
a dual purpose, to support crosstalk isolation between high-speed signals and to provide
power delivery to Serdes I/O. However, in such printed circuit boards (PCBs) where power
vias are adjacent to the signal vias, increased far-end crosstalk (FEXT) and resonance in
insertion loss can be observed, which is due to the quasi-quarter-wavelength resonance of
power via stub. Using an analytical model and 3D full-wave simulation models, a physical
explanation for the unexpected resonance in the differential signal pairs is proposed.
Considering the difficulty in changing the pin map of the IC-package, several PCB layouts
to eliminate the power via induced quasi-quarter-wavelength resonance are proposed
without the need to changing the pin map of the package.
The effect of inhomogeneous dialectic on the scattering parameter of cables and
microstrips are analyzed. Due to the inhomogeneity in the two-dimentional transmission
line, the two propogation constant are different, resulting in a modulation-like behavior.
Resonances can be observed in the insertion loss and far-end crosstalk. Mathmatical
foundations of such phenomenon is established, as well as the phiscal explanation.
The last topic is inductance calculation for the power net area fill based on planeair PEEC method. The inductance of the power/ground planes is a major contributor to the
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input impedance of a power delivery network (PDN) for high-speed printed circuit boards
and packages. Conventionally, differential equation (DE) circuit and cavity type models
have been applied to compute the inductive behavior of the plane-to-plane inductance.
However, these methods are not suitable for the case where the structures are perforated or
involve other uneven structures. In this paper, a new partial element equivalent circuit
based methods are presented to compute the inductance of parallel plate-like planes and
other structures. Examples are given to show that the new method can efficiently compute
inductances for multiple IC power vias, power/ground planes, and multiple decoupling
capacitors. The proposed model is validated with both full-wave CEM solutions as well as
with measurements. Further, the speed and the accuracy for real PCB and package designs
are presented to validate the efficiency as well as the accuracy of the proposed approach.
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PAPER

I. ANALYSIS ON POWER VIA INDUCED QUASI-QUARTERWAVELENGTH RESONANCE TO REDUCE CROSSTALK

ABSTRACT

It is becoming an emerging trend in package design to use power pins to serve a
dual purpose, to support crosstalk isolation between high-speed signals and to provide
power delivery to Serdes I/O. Such practice can reduce overall pin count and subsequently
limit package body size to stay within a ball grid array form factor. However, in such
printed circuit boards (PCBs) where power vias are adjacent to the signal vias, increased
far-end crosstalk (FEXT) and resonance in insertion loss can be observed, which is due to
the quasi-quarter-wavelength resonance of power via stub. Using an analytical model and
full-wave models, a physical explanation for the unexpected resonance in the differential
signal pairs is proposed. Considering the difficulty in changing the pin map of the ICpackage, several PCB layouts to eliminate the power via induced quasi-quarter-wavelength
resonance are proposed without the need to changing the pin map of the package. By
applying the proposed methods, the resonance is eliminated and the FEXT is lowered.

1. INTRODUCTION

It is now an emerging trend in package design to have power pins placed adjacent
to high-speed signal pins for modern application-specific integrated circuits (ASICs),
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CPUs, and FPGAs, as the signal-to-ground ratio continues to increase while increased
number of power pins are required for power integrity. Such power pins serve a dual
purpose: to support crosstalk isolation between high-speed signals and to provide power
delivery to Serdes I/O. This practice helps to reduce overall pin count and subsequently
limit package body size. It has been reported that increased far-end crosstalk (FEXT) and
resonance in differential insertion loss in a few GHz ranges can be observed in the highspeed channel on printed circuit boards (PCBs) where power vias are adjacent to the signal
vias [1]. However, the physical root cause of such problems has yet to be discovered.
While some mitigation methods are proposed, such as back drilling the power via, using a
power trace bridge, or placing decoupling capacitors under the IC, such methods either
increase the fabrication cost or fail to remove the resonance completely. Moreover, a
physical explanation of how such methods work is yet to be discovered.
Although the stub portion of the signal vias has been intensively studied [2]-[3],
there is little research on how power via stub affects signal integrity. Some explanations
for the power via induced resonance are presented in [4], but the paper does not provide
analysis on different PCB design parameters such as via dimensions or location of power
planes. In this paper, for the first time, the root cause of the power via induced crosstalk is
proposed. The resonance is caused by a quasi-quarter-wavelength resonance on the power
via stub. As the via in a multi-layered PCB is a slow-wave structure [5], physically short
power via stub can result in a resonance in a few GHz ranges. The effect of the power
planes and decoupling capacitors on the resonant frequency are explained. In addition,
various design cases are discussed, such as adding decoupling capacitors and adding extra
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power planes. In the case where the changing of the IC package is not an option, different
mitigation methods are provided for PCB designers.
Full-wave simulations can be used to accurately analyze the multi-layered PCB via
geometries, but it is time consuming and is often not available in the early design stage
when there is no board file. A fast and accurate analytical equation to predict the resonant
frequencies is desired, but due to the complex electromagnetic environment around vias,
no analytical equations are currently available to predict the resonant frequencies. In this
work, a physics-based-via model approach is proposed to predict the resonant frequency
and the amplitude of the crosstalk. The physics-based via model was proposed and
analyzed in [7]-[9] To better accommodate the application scenario, we replaced the viaplate capacitor,𝐶𝑎 , with a transmission line model, which reinforced the time delay due to
the metal layer thickness.
Analysis on the root cause of the power via induced resonance is shown in Section
2. The proposed analytical modeling approach is presented in Section 3. The effects of
different PCB designs and responses are shown in Section 4. Mitigation methods are
demonstrated in Section 5. followed by a discussion in Section 6.

2. ROOT CAUSE OF THE POWER VIA INDUCED RESONANCE

2.1. EXAMPLE PCB WITH POWER VIA INDUCED RESONANCE
Figure 1 shows a portion of the ball grid array (BGA) pin map of a recent
commercial IC, where the power pins are placed in between high-speed signal pins.
Subsequently, the power vias are close to the signal vias in the corresponding PCB design.
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: Ground Via
: Signal Via
: Power Via
: Package BGA

Displacement
current
Power plane
Signal via

Signal via

Power via

Reference plane

Trace

Forward
current

Return current

Coupled

Coupled

Measured Insertion Loss
Power via stub

GHz
Figure 1. An example of a portion of a ball grid array5.7(BGA)
pin field layout on the PCB.
The power vias are placed adjacent to the signal vias.

Measured Insertion Loss

Measured Far-end Crosstalk
5.7 GHz
17 GHz

5.7 GHz

Measured Far-end Crosstalk

Figure 2. Measured
5.7 GHz insertion loss and far-end crosstalk for the high-speed channels on the
17 GHz PCB in Figure 1.

This IC is for 100 Gbps Ethernet applications used on a motherboard. Figure 2
shows measured insertion loss and crosstalk of the high-speed channels on this commercial
PCB at its early design stage, including the connectors and the daughter card PCB. A
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resonance around 5.7 GHz on the insertion loss and a peak on crosstalk at the same
frequency is observed in the measurement. There is another peak on crosstalk at 17 GHz,
which is three times the first peak frequency. The first peak on crosstalk is within the
Nyquist frequency, which can lead to signal integrity problems in this product.

2.2. COUPLING MECHANISM
From the power distribution network (PDN) design perspective, it is a common
practice to place the power plane towards the topmost layer as much as possible because
of the reduced parasitic inductance of the power vias. As a result, there will be a long
power via stub, which is a resonant structure. This resonant structure can be excited by
the nearby signal in the neighboring signal vias. The current density on the bottom of the
power via stub is zero, and the current density on the top of the power via stub – near the
power plane – is at its maximum. Therefore, the resonant frequency is at quarterwavelength.
In reality, PCB vias behave as a slow-wave structure because the equivalent phase
velocity of the wave propagation is slower than the speed of light in the dielectric
medium of the PCB [5], [7]. Therefore, the resonant frequency is lower than the value
calculated from the light speed in the dielectric material, referred to as “quasi-quarterwavelength” resonant frequency.

2.3. ANALOGY TO COUPLED TRANSMISSION LINE
To provide an intuitive guide for practical PCB designs, we can apply the
transmission line theory to explain the physics [6]. Although the cross-section of a via is
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not transitionally invariant like the classic transmission line along the propagation
direction, the behavior of the resonance remains the same. Figure 3 shows an illustration
of an analogy between a PCB via cross-section and coupled transmission lines. Both the
power via and the signal via reference to the ground planes and are analogous to coupled
transmission lines. Since the top side of the power via is connected to the power plane,
which typically has a plate impedance in the mΩ range, the top side can be considered a
short termination. The bottom of the power via is terminated with an open condition. From
transmission line theory, this PCB via cross-section is similar to a transmission line based
bandgap filter design [6]. The insertion loss on the signal via has a resonance at the quarterwavelength resonant frequency.

Power Via Signal Via

L

IC

Coupled
G

P

S

G

PCB cross-section view

Coupled transmission line

Figure 3. The power via and signal via are analogous to a coupled transmission line, and
the reference plane is the ground layers.

In practical design, aside from the termination conditions discussed above, there
may be multiple power planes connected to the same power net. The insertion loss and
crosstalk of the signal vias under different cases can be obtained from the transmission line
theory. In this section, the expected insertion loss and crosstalk to the following two cases
are discussed. In case 1, only one power plane is located at the top of the PCB without any
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S21
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f
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(e)
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S14
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f
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Figure 4. Geometry and response for vias with various terminations. (a) Equivalent
transmission line geometry for case 1. Illustration of power plane is not shown, but it
results in short termination condition on top of the figure. (b) Insertion loss on one of the
signal via for case 1. (c) Crosstalk between the signal vias for case 1. (d) Equivalent
transmission line geometry for case 2. Illustration of power planes are not shown, but
they result in short termination condition on top and bottom of the figure. (e) Insertion
loss on one of the signal via for case 2. (f) Crosstalk between the signal vias for case 2.

decoupling capacitors at the bottom. In case 2, two power planes in the same net are
located on the top and bottom.
In Figure 4. (a), (b), and (c), the equivalent transmission line model, insertion loss,
and crosstalk for case 1 are presented. As the two signal vias are separated by a power via,
both signal vias will couple to the power via at every frequency. The power plane on the
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top is equivalent to a short termination, as discussed previously. At the “quasi-quarterwavelength” resonant frequency, the coupling is at its maximum, resulting in a peak in the
crosstalk between the signal vias and a dip in the insertion loss. The same phenomenon
will happen at three and five times the “quasi-quarter-wavelength” resonant frequency, but
the peak will be lowered due to the higher loss at higher frequencies. Although a singleend channel is used in this example, the same physical explanation can be applied to
differential signal vias. Because the electrical length of a PCB via is much longer due to
the slow-wave effect, physically short vias can cause resonance at a few GHz range.
The illustration for case 2 is shown in Figure 4. (d), (e), and (f). In this case, the
two power planes are located on the top and bottom of the PCB and are equivalent to two
short terminations on top and bottom. Thus, the power via becomes a half-wavelength
resonant structure. The resonant frequency is at N times the “quasi-half-wavelength”,
where N is an integer. Similar to the previous case, the Q factor is reduced at higher
frequencies.
In this example, the electrical length of the via is twice as much as that being
calculated from the wave speed in the dielectric. Because the electrical length of the via is
much longer due to the slow-wave effect, physically short vias can cause resonance at a
few GHz range.

3. ANALYTICAL MODEL FOR POWER VIA INDUCED RESONANCE

As mentioned, the PCB vias are slow-wave structures, and the resonance frequency
cannot be calculated directly from the wave speed in the dielectric medium. 3D full-wave
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solver can model the problem accurately, but a 3D full-wave simulation is time-consuming.
Moreover, in the pre-layout stage, often the board file is not available to import into the 3D
solver. Additionally, being able to predict the resonance frequency and the peak crosstalk
amplitude at the early stage can help engineers to save time and to avoid unintended
crosstalk at the post-layout stage. Most importantly, an analytical model can verify the
proposed physical explanation for power via induce resonance. Therefore, an efficient
analytical modeling method is proposed. The physics-based via-only model is proposed in
[7]-[9] and has been proven to be fast and accurate. The same analytical model can be
applied to model the power via induced resonance. A brief introduction to this model is
provided next, followed by an example for validation.

Port

Plate to via
capacitor

P via
Port

Layer i
S via

Port
S via

Layer i
Zpp
G via

Transmission
line

G via
Port

Layer i+1
Zpp

Layer i+1
Port

Port

Figure 5. The physics-based via model for a basic via section between a pair of parallel
plates. G, P and S represent ground, power and signal vias, accordingly. The dashed line
indicates the connection between the two layers.

In this physics-based model, since the via portion between two layers is usually
shorter than 10 mil and is electrically short, it is modeled as a short circuit with two via-
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plane capacitances at the two ends of the via barrel. Within each copper layer, the coaxial
antipad is modeled as a short lossless transmission line. The parallel planes are modeled as
an impedance networks, i.e. Zpp matrices. For the BGA region, the signal vias are
surrounded by many ground vias, and as a result, the plane can be treated as an infinitely
large plane. For infinitely large planes, the mutual impedance between via i and via j can
be expressed as (1). The self impedance of via i can be expressed as (2).
Z ji 

Vj
Ii



Z ii 

(2)
j h H 0 (krij ) J 0 (krj )

2 kri
H1(2) (kri )

Vi j h H 0(2) (kri )

I i 2 kri H1(2) (kri )

(1)

(2)

Figure 6. The top view, simplified cross sectional view with detailed dimensions and
material properties of the test geometry. G, P and S represent ground, power and signal
nets, accordingly.
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The physics-based via circuit model is illustrated in Figure 5, where one power via,
two signal vias, and one ground via are shown. The via-to-plane capacitance can be
calculated analytically [9]. For each layer, there will be a port at each antipad. As indicated
by the dashed line, layer i and layer i+1 are cascaded by connecting the ports. By cascading
multiple layer sections, the multi-layered PCB model can be obtained, which can be solved
with a SPICE.
For validation, an example test geometry is modeled and compared with the 3D
full-wave simulation (ANSYS HFSS [11]) result. The test geometry has 14 layers, with
three pairs of differential vias separated by single power vias. The top view of the board
and the simplified cross-sectional view with the detailed dimensions and material
properties of the test geometry are shown in Figure 6. For simplicity, the test geometry
does not have any trace or pad. In other words, it is a via-only board. Note that the dogbone
– a short trace on the bottom layer – can be included in the model by adding an extra
transmission line to the circuit.
The insertion loss of differential pair 2 and the crosstalk between differential pair 1
and 2 are shown in Figure 7. The resonant frequencies at 7.5 GHz and 22 GHz are correctly
captured. The insertion loss from the analytical model is 0.5 dB smaller than the 3D fullwave simulation, and the crosstalk is 3 dB higher. This discrepancy results from the
underestimated loss calculation of the Zpp. The discrepancy gradually increases as the
frequency increases because the coupling among vias is described by the parallel-plate
modes only and the higher-order modes are neglected [12][13]. Despite the 3 dB difference
in crosstalk and the error above 20 GHz, the model is sufficiently accurate to predict the
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first resonance and is useful in the pre-layout stage. In addition, the model verifies the
proposed explanation of the power via induced resonance.

Figure 7. The comparison between the proposed analytical model and 3D full-wave
simulation (ANSYS HFSS). The top figure is the insertion loss of differential pair 2, and
the bottome figure is the the crosstalk between differential pair 1 and pair 2.

4. EFFECTS OF DIFFERENT PCB DESIGNS ON POWER VIA INDUCED
RESONANCE

4.1. POWER PLANES
For a typical mother board, the dielectric constant of the PCB material is between
3 and 4, and the separation between power and ground plane is less than 10 mils. Therefore,
the parallel plate capacitance is more than 6.7 pF per square inches. For a 5 inch by 5 inch
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power plane, the impedance at 5 GHz would be below 20 mΩ, which behaves as a short
termination to the power via stub. To illustrate the effect of power plane, we can replace
the 13th layer of the PCB in Figure 6., which is a ground layer, with a power plane, as
shown in Figure 8. As explained in section II.C, the quasi-quarter-wavelength resonance
will become a quasi-half-wavelength resonance. The resulting resonant frequency in
insertion loss and crosstalk is expected to double. The geometry is simulated in Ansys
HFSS and the result is shown in Figure 8. As expected, the first resonant in the insertion
loss shifts from 7.5 GHz to 15 GHz.

Half-wavelength resonance

G

P

S

G
10 mil
10 mil
10 mil
10 mil
10 mil
10 mil
10 mil
10 mil
10 mil
10 mil
10 mil
10 mil
10 mil

15 GHz
7.5 GHz

Add the second power plane

Figure 8. By replacing the 13th layer of the PCB with a power plane, the quasi-quarterwavelength resonance becomes a quasi-half-wavelength resonance. As a result, the
resonance frequency on the insertion loss moved from 7.5 GHz to 15 GHz.

4.2. DECOUPLING CAPACITOR
It is a common practice to place decoupling capacitors, from 0.1 µF to 22 µF, below
the IC on the bottom of the PCB, to reduce the input impedance of the core power nets.
Intuitively, the capacitor is a short termination at a few GHz. However, practical ceramic
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Figure 9. Geometry and response with decoupling capacitors on the bottom. (a)
Equivalent transmission line geometry for case 3. Illustration of power plane is not
shown, but it results in short termination condition on the top of the figure. Likewise,
illustration of decoupling capacitor is not shown, but it results in the R+L termination
condition in the bottom of the figure. (b) Insertion loss on one of the signal via. (c)
Crosstalk between the signal vias. (4) Impedance of typical ceramic capacitor.
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Figure 10. Measured power sum far-end crosstalk of a DUT with and without decoupling
capacitors on the bottom of power vias. The measured DUT is two mated PCBs using a
board-to-board connector.

capacitor in GHz range is not capacitive, but inductive instead. Moreover, the equivalent
series resistance increases as the frequency increases. The impedance of a typical ceramic
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capacitor is illustrated in Figure 9. (d), and the equivalent transmission line model is shown
in Figure 9. (a). The decoupling capacitor is modeled as an L+R termination since the
frequency range of interest is in multi-GHz range. Due to the loss of the decoupling
capacitor, the resonance will be significantly damped as illustrated in Figure 9. (b) and (c).
For the same commercial PCB as mentioned in the introduction section, we measured the
power sum far-end crosstalk with and without decoupling capacitors, and the comparison
is shown in Figure 10. The peak at 5.7 GHz and 17 GHz is greatly damped after adding the
capacitors.

5. POWER VIA INDUCED RESONANCE MITIGATION METHODS

5.1. A NOVEL PCB PIN MAP FOR CROSSTALK REDUCTION
The crosstalk discussed in this paper is caused by the quasi-quarter wavelength
resonance on the power via stub. If possible, change the IC package to move the power pin
away from the signal pins will solve the problem. However, changing the package can be
expensive and time-consuming, thus may not be a possible option for many PCB designers.
In the case when changing the package is not possible, the problem can be solved
by modifying the PCB design. For example, as shown previously, adding decoupling
capacitors on every power via will damp the resonance. However, this method is not costefficient. A few fast and efficient mitigation methods are presented next.
A novel PCB BGA pin field layout is proposed here to reduce the crosstalk, as
shown in Figure 11. In the proposed layout, by carefully manipulating the rotation angle
of the dog bone, the power vias are rotated away from the signal via. For each differential
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Figure 11. A portion of a BGA pin field layout on the proposed PCB design. The power
vias are placed diagonally to the signal vias. Package BGA is unchanged from Figure 1.

pair, the closest 6 vias are all ground vias, instead of 2 power vias and 4 ground vias as
shown in Figure 1., which is the typical way to layout the pin field. Note that the package
of the IC does not need to be changed, and little or no extra board space is required for the
proposed PCB layout. Therefore, this method is a cost-effective method.
There are two benefits for the proposed layout. The first benefit is the coupling
from the signal via to the resonant structure is smaller because the power vias are located
further. As a result, the resonance will be smaller. The second benefit is that the crosstalk
over the entire frequency range, not only the resonant frequency, will decrease as a result
of the extra nearby ground via.
To demonstrate the benefit of the proposed layout, two test geometries are
simulated in 3D full-wave solver, as shown in Figure 12. One case is the typical PCB BGA
pin field layout, and the other case is the proposed PCB BGA pin field layout. For both
cases, there are 9 differential signal pairs. The cross-section, material, and via dimensions
are the same as those in Figure 8. The HFSS simulated results are compared in Figure 12

19
(c), (d), and (e). The insertion loss of differential pair 5 is shown as an example. For
crosstalk,
P
G

Typical PCB BGA pin field layout

7.5 GHz

Proposed PCB BGA pin field layout

22 GHz

Figure 12. Simulation results for the typical and proposed PCB BGA pin field layout.

the differential pair 5 is treated as the victim, and all the other channels are treated as the
aggressors. By applying the proposed layout, the dip in the insertion loss is reduced by 1.5
dB, due to the reduced coupling between the signal via and the power via stub. Also, the
peak resonance in the crosstalk reduces by 6 dB for both far-end and near-end crosstalk.
Besides the reduction at the resonance, the overall crosstalk at other frequencies also shows
a significant reduction, up to almost 10 dB.
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If the proposed layout is combined with adding decoupling capacitors on the
bottom, the resonance will be further reduced. The crosstalk reduction at all frequencies is
expected to be even more significant.

5.2. OPTIMIZE THE LOCATION OF POWER PLANE
The maximum current of modern ICs can be as large as a few hundreds of amperes,
and it is a common practice to use more than one layer of power planes to reduce the DC
voltage drop and current density across the power plane. The location of the power plane
layers can be optimized to reduce the power via induced crosstalk while meeting the needs
of PDN design.
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Figure 13. By placing a second power plane in layer 10, the first resonance is pushed
from 7.5 GHz to 19 GHz.
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Figure 13. Shows an example where two layers of power plane are available. L_1
is the length of the via segment between the two power planes, and L_2 is the length of the
via stub below the bottom power planes. From PDN design perspective, placing one of the
power planes as close to the top as possible can reduce the IC via inductance and reduce
the impedance at high frequency. From signal integrity perspective, it is desired that the
power via resonant frequency to be above the Nyquist frequency of the data rate. Therefore,
the best location of the first power plane is close to the top layer, and the best location of
the second power plane is one third board thickness away from the bottom, when
2.

1

≈

As a result, the quasi-half-wavelength resonance and the quasi-quarter-wavelength

resonance happens at the same frequency, and the resonance frequency is pushed to as high
as possible. In Figure 13. example, by placing a second power plane in layer 10, the first
resonance is pushed from 7.5 GHz to 19 GHz.
If more than two power planes are allowed, the vias can be divided into multiple
short segments. As a result, the resonance frequency can be pushed to even higher
frequencies.

5.3. VIA GEOMETRY AND WAVE SPEED
As discussed earlier, the PCB via structure is a slow-wave structure. The phase
velocity is affected by the number of surrounding ground vias, distance between the vias,
and via diameter [14]. For the PCB BGA pin field, the via distance and numbers are fixed
and cannot be adjusted to change the resonance frequency. Still, the resonance frequency
can be manipulated by adjusting the via diameter. It has been reported that reduced via
diameter can significantly increase the phase velocity, thus the resonance appears at higher
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frequency [14]. By reducing the power via drill diameter, the resonance can be shifted out
of the frequency of interest, improving the signal integrity of the link. However, reduced
power via diameter will also lead to increase PDN input impedance, sacrificing the PDN
performance. Therefore, the power via diameter needs to be carefully chosen, and trades
offs between resonance frequency and PDN impedances need to be considered

6. DISCUSSION

The power via induced resonance and crosstalk is analyzed. The physical
explanation of the power via induced resonance is proposed for the first time and is verified
using an analytical model. For package designers, we highly recommend avoiding power
pin placement adjacent to the high-speed signal pins. For PCB designers, we offered an
analytical method to model the power via induced resonance for crosstalk prediction during
the pre-layout stage. The resonance frequency can be predicted using the analytical model
relatively fast compared to a 3D full-wave simulation, and decisions can be made whether
mitigation methods are required to reduce the crosstalk. If power via induced resonance
within the Nyquist frequency is found in the channel and when changing of the IC package
is not an option, designers can utilize the proposed mitigation methods.
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ABSTRACT

Analysis of the inhomogeneous dielectric in copper twinax cables is presented in
this paper, with emphasis on the signal integrity performance. The inhomogeneity is treated
as a perturbation to the RLGC parameters, and analytical equations for calculation
scattering parameters from RLGC parameters are derived to analyze the effect of such
perturbation on signal integrity. It is found that the inhomogeneity leads to a modulation
behavior in the scattering parameters, which helps to reduce asymmetry induced skew at
high frequencies and helps to eliminate the resonance of skew in the differential insertion
loss. Various numerical examples are presented for illustration and verification.

1. INTRODUCTION

Copper twinax cables are widely used for high-speed channels such as PCIExpress, SATA, and Ethernet. The time domain intra-pair skew is often used as a
specification to test the signal integrity performance of the cables [1]-[3]. Yet it has been
reported that the skew may not correctly reflect how well the product will perform in real
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applications because the skew reduces at high frequencies [4]. However, such phenomenon
is ambiguous as [3] and [4] are contradictory. Moreover, no physical explanation for the
reduced high-frequency skew is available. In this study, it is found that the inhomogeneity
can lead to a modulation behavior in the scattering parameters (S-parameters), which helps
to reduce asymmetry induced skew at high frequencies and helps to eliminate the resonance
of skew in the differential insertion loss. The mathematical foundation, physical
explanation, as well as various design cases are presented in this paper.
To analyze the effect of inhomogeneity on the signal integrity performance of cable,
an analytical equation of calculating S-parameters from RLGC parameters is developed.
We find that the inhomogeneity introduces a small perturbation to the capacitance matrix,
which leads to a modulation between the two propagation constant and changes the
behavior of S-parameters significantly. The common ways to calculate S-parameters from
RLGC parameters for multi-conductor transmission lines require the calculation of the
hyperbolic function of matrices [5], [6]. The matrix hyperbolic function is calculated by
summation of an infinite series, which makes it hard for perturbation analysis. The
presented method is based on the solving Eigen-values and Eigen-vectors [7], and Sparameters can be calculated from elements of the RLGC parameters without the need of
calculating matrix hyperbolic function or any other infinite series. To date, no such
expressions are available in the literature. Note that the work is based on assuming the
cable is an ideal transmission line, which is invariant along the transitional direction.
Imperfections such as apertures on the shielding are neglected.
The proposed analytical equations are used to analyze the perturbation of
inhomogeneous dielectric and to analyze how it leads to a modulation behavior in the S-
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parameters. This phenomenon is similar to the case of microstrip, where the phase velocity
of odd and even modes are different [8]-[12]. For illustration, symmetric cables with and
without inhomogeneity are compared. Then, asymmetric cables with and without
inhomogeneity are compared to show how the inhomogeneous dielectric helps to reduce
the asymmetry induced skew at high frequency and eliminate the resonance in the
differential insertion loss. A thorough search of relevant literature yielded no related article
on such phenomenon.
The cross section of homogenous and inhomogeneous cables are introduced in
Section 2. The proposed method for calculating S-parameters from RLGC parameters are
introduced in Section 3. Analysis of the inhomogeneous dielectric induced modulation is
shown in Section 4, and its effect on asymmetry induced skew is discussed in Section 5,
followed by the Conclusion.

2. HOMOGENOUS AND INHOMOGENEOUS CABLES

There are two typical ways for extruding the cables: separately extruded [2], [13],
[14], and co-extruded [2], [15]. For the separately extruded cable, two individually
insulated conductors are wrapped together with a shielding, as illustrated in Figure 1 (a).
This type of cable is inhomogeneous as air pockets exist between the shielding and the
dielectric insulator. The co-extruded cable shown in Figure 1 (b) is with a single insulator
extruded together with the two inner conductor. There is no air pocket in the co-extruded
cable and the dielectric is homogeneous.
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In general, the separately extruded cable tends to have larger skew due to
asymmetries such as variations in the diameter and permittivity of the insulator. Studies
have shown that skew can lead to a resonance in the differential insertion loss at frequency
equals to 1⁄( 𝑠𝑘𝑒𝑤) [3]. However, we find this is not true for the separately extruded
cable. The skew caused by asymmetric dielectric insulator can lead to a resonance in the
co-extruded cable, but not in the separately extruded cable, because the inhomogeneity
helps to reduce asymmetry induced skew at high frequencies and helps to eliminate the
resonance of skew in the differential insertion loss. In the next sections, the mathematical
analysis on the modulation is presented.

Air pocket

Dielectric
insulator

Outer shielding Inner conductor

Air pocket

Dielectric
insulator

(a)

Outer shielding

Inner conductor

(b)

Figure 1. Cross section of copper twinax cables: (a) separately extruded cable and (b) coextruded cable.

3. CALCULATING S-PARAMETER FROM RLGC MATRIX

The governing partial differential equation (PDE) of a two-dimensional coupled
transmission line as shown in Figure 2 can be written as
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where the voltages 𝑉1, 𝑉2 and currents 𝐼1 , 𝐼2 are in frequency domain, s is the Laplace
operator, and the R, L, G and C matrices are frequency dependent. Defining 𝑷

(𝑹 +

𝑠𝑳)(𝑮 + 𝑠𝑪), (1) in full is as follows:
d 2V1
 P11V1  P12V2
dx 2
d 2V2
 P21V1  P22V2
dx 2

(3)

The following set of equations is tried for the solution

V1 ( x)  m1 sinh( x)
V2 ( x)  m2 sinh( x)

(4)

where 𝑚1 , 𝑚2 , and 𝛾 are constants to be determined later.
Substituting equation (4) in (3), and a set of linear equations for unknowns 𝑚1 and
𝑚2 is obtained:

P

11

  2  m1  P12 m2  0

P21m1   P22   2  m2  0

(5)
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For (5) to have a nontrivial solution, the determinant of the coefficient matrix must
be 0, which leads to

P11   2
det
P21

P12
  P11   2  P22   2   P12 P21  0
2
P22  

(6)

The two roots 𝛾12 and 𝛾22 of (6) are the eigenvalues of P, and the expression for 𝛾12
and 𝛾22 are given in

 12 

P11  P22  ( P11  P22 ) 2  4( P11P22  P12 P21 )
2

 22 

P11  P22  ( P11  P22 )  4( P11P22  P12 P21 )
2

(7)

2

The corresponding eigenvectors are given:

 1   m12 
m   1 
 21   

(8)

where the expression for 𝑚12 and 𝑚21 is given as follows:

  12  P11
  22  P22
,
if
P

0
, if P21  0


12
m21   P12
, and m12   P21
 0, if P  0
 0, if P  0

12

21

(9)

Since the PDE (1) is second order, there exist two sets of solutions. The solution
set (10) is chosen as the second trial solution, and the resulting eigenvalues and
eigenvectors are the same as equation (7)-(9).

V1 ( x)  m1 cosh( x)
V2 ( x)  m2 cosh( x)

(10)

The solution of the PDE (1) is a combination of the two sets of trial solutions, and
can be written as (11), where 𝑘1 , 𝑘2 and 𝑛1 , 𝑛2 are constants to be determined by the
boundary conditions.
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By substituting (11) to (2), the solutions of the current can be obtained:
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Next, apply the boundary conditions at 𝑥
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0, and equation (13) can be obtained.
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From (13), the unknown constant 𝑘1 , 𝑘2 and 𝑛1 , 𝑛2 can be determined. Thus, the
solutions can be written as (14) and (15).
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Finally, from (14) and (15), the ABCD matrices can be derived:
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The scattering parameters can be obtained from ABCD matrices:
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Equation (20) is a rigorous analytical expression for calculating S-parameter from
RLGC parameters. We believe that this is the first work to give such expressions. The
presented method does not require the calculation of the hyperbolic function of a matrix
nor other infinite series. Each element in (16)-(19) can be calculated from the RLGC
matrices explicitly, which allows us to investigate how a perturbation in the C matrix
affects the S-parameters, as shown in the next section.
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Figure 2. Coupled two-dimensional transmission line.

4. PERTURBATION ANALYSIS OF INHOMOGENEITY

The co-extruded cable with homogeneous and symmetric dielectric is discussed
first. For the separately extruded cable with air pocket, we treat the inhomogeneity as a
perturbation to the C matrix and then illustrate how a weak inhomogeneity can change the
S-parameter significantly. For simplicity, all the cases discussed here are lossless. For
lossless transmission lines, R and G are zero, and L and C are constant over frequency.
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4.1. SPECIAL CASE: HOMOGENEOUS AND SYMMETRIC
For homogeneous, lossless, and symmetric co-extruded cable,

11 𝐶12

+

12 𝐶22

0, and the P matrix becomes a diagonal matrix with two equal diagonal elements. The two
propagation constants are equal:

 1   2    s L11C11  L12C21

(21)

For simplicity, the identity matrix I is choose be the Eigen matrix of the diagonal matrix
P. Therefore, ABCD matrices can be written as:
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Note that 𝛾 is an imaginary number. Thus, cosh(𝛾𝑥)

(25)
cos(|𝛾𝑥|), and sinh(𝛾𝑥)

𝑖sin(|𝛾𝑥|). As a result, each element of the ABCD matrices is periodic, and the period
frequency is

f period 

1
Length L11C11  L12C21

(26)

where Length is the total length of the transmission line. It is evident that each element of
the ABCD parameters has the same period, and thus the same for the S-parameters.
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4.2. PERTURBATION OF AIR POCKETS
Now consider a lossless two-dimensional symmetric separately extruded cable with
air pockets. Due to the inhomogeneity, P matrix is not a diagonal matrix, which can be
written as:

L C  L C
P  s 2  11 11 12 21
 L21C11  L22C21
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, and |𝑝| ≫ |𝑒|. The two eigenvalues are:
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The two corresponding eigenvectors are:
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The A matrix is:
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 1 1 cosh( 1 x)



0
cosh( 2 x)   1 1
 1 1 
 cosh( 1 x)  cosh( 2 x)  cosh( 1 x)  cosh( 2 x) 


2
2


  cosh( 1 x)  cosh( 2 x) cosh( 1 x)  cosh( 2 x) 

2
2

1   2
1   2
1   2
 1   2 

cosh(
x
)
cosh(
x
)
sinh(
x
)
sinh(
x) 

2
2
2
2


sinh(  1   2 x) sinh(  1   2 x) cosh(  1   2 x) cosh(  1   2 x) 


2
2
2
2

(30)
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Each element of the A matrix has a fast switching component (𝛾1 + 𝛾2 )/ and a
slow modulation component(−𝛾1 + 𝛾2 )/ . Using Taylor’s expansion, the two propagation
constant can be written as (31),



1 e

 1  p  e  p 1 

 2 p
2  p  e 

(31)

 1 e
p 1 

 2 p

and the period of the modulation can be obtained (32).

fmodulation 

L11C11  L12C21
Length( L11C12  L12C22 )

(32)

The S-parameters are also periodic and modulated. At a quarter of the modulation
frequency, A and D become

 


0
i sinh( 1 2 x) 

2
A= D= 

i sinh(  1   2 x)

0


2

(33)

with the diagonal elements to be 0. Meanwhile, B and 𝑪𝐴𝐵𝐶𝐷 become

  2   1  1   2 
 2   sL11
sinh( 1 x)   2

B
2 1   1   2  2   1   sL21
 
 2 

2
sinh( 1 x) 0 1   sL11 sL12 


1 0   sL
1

  21 sL22 


sinh( 1 x)  sL21
 sL
1
 11

sL22 
sL12 

sL12 
sL22 

(34)
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 sL
C ABCD  sinh( 1 x)  11
 sL21

 1   2
sL12   2

sL22    1   2
 2
1

 1   2 
2 

1   2 
2 

1

sL12  0 1 
 sL
  1 sinh( 1 x)  11
 

 sL21 sL22  1 0 
s sinh( 1 x)  L12  L22 
 12
 L

2
L11  L12
 11 L21 

(35)

with the off-diagonal elements much greater than the diagonal elements. Now substitute
(33)-(35) into (20), and the insertion loss and far-end crosstalk can be obtained:

 S13
S
 23

S14 
B
 2( A 
 Z 0C ABCD  D) 1

S24 
Z0
1

u v 
 2

v u 
2  u v 
 2
v  u 2  v u 

(36)

where u and v are

u

v  2i sinh(

s sinh( 1 x) Z 0
sinh( 1 x)
sL21  1 2
sL21
2
Z 0 1
L11  L12

1   2
2

x) 

s sinh( 1 x)Z 0
sinh( 1 x)
sL22  1 2
sL22
2
Z 0 1
L11  L12

(37)

(38)

and |𝑢| ≪ |𝑣|. Therefore, at a quarter of the modulation frequency, the insertion loss term
𝑆13 and 𝑆24 are close to 0, and the far end crosstalk term 𝑆14 and 𝑆23 are close to 1.
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5. NUMERICAL EXAMPLES

The single-ended S-parameters of these two types of cable are significantly
different due to the inhomogeneity in the dielectric introduced by the air pocket. To
illustrate this phenomenon, two toy geometries as shown in Figure 3. are used as examples.
The two geometries are identical, except that one geometry is without air pocket, and the
other one has air pockets. The example twin-axial cables have two conductors inside an
outer shielding. The radius of the inner conductor is 12 mil, and all the other dimensions
are marked in the figure. The permittivity of the dielectric is 2.1, and the permeability is 1.
All conductors and dielectric are lossless for simplicity. The cross-section is simulated in
ANSYS 2D Extractor [16] for the RLGC parameters. The R and G matrices are zero since
the examples are lossless. The simulated L and C matrices for the two cases are listed in
TABLE 1. The L matrix for the two cases are identical because the air pocket has the same
permeability as the dielectric. The air pocket changes the C matrix slightly. As mentioned,
the air pocket is a perturbation to the C matrix.

Without air pocket

With air pocket

Inner conductor 1
59 mil

Outer shielding

Inner conductor 2

48 mil

Air pocket

Figure 3. Test geometries for twin-axial cable with and without air pocket.
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The simulated RLGC parameters are substituted into equation (20) to calculate the
S-parameters for 1 meter cable with 50 Ω port impedance. The results are compared with
ANSYS exported S-parameter in Figure 4. The S-parameters calculated by (20) are
identical to the results simulated by ANSYS, which validated the proposed method of the
calculation

Table 1. Simulated L and C matrix.
L matrix (nH/m)

C matrix (pF/m)

W/o air pocket

 296.0 50.1 
 50.1 296.0 



 81.26 13.76
 13.76 81.26 



With air pocket

 296.0 50.1 
 50.1 296.0 



 80.46 14.38
 14.38 80.46 



of S-parameters. For the case with homogeneous dielectric, the insertion loss is close to 0
dB, and the far-end crosstalk is below 30 dB. For the case with inhomogeneity, both
insertion loss and far-end crosstalk are periodic due to the modulation. Despite the
difference in C matric is small, significant difference between the S-parameters of the two
geometries can be observed, which verifies the analysis in the previous section. Using (32),
the frequency of the first zero in the insertion loss can be calculated, which is a quarter of
the modulation frequency, i.e., 10.67 GHz. Comparing to the simulation result, which is
10.54 GHz, the difference is 1%.
Note that the modulation frequency is inversely proportional to the length of the
transmission line. Insertion loss of the test geometry with air pocket for 0.1 m, 0.2 m, 0.5
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m, and 1 m cable are compared in Figure 5. It is evident that the modulation frequency is
lower for short cable, as predicted by (32).

Figure 4. S-parameters for the two test geometries in Figure 3. Left: without air pocket;
and right: with air pocket.

For low loss cables, the behavior of the S-parameter is similar to lossless case,
except with an attenuation. For demonstration, the same geometry with air pocket are
simulated with copper and lossy dielectric. The conductivity of copper is 5.8e7 S/m, and
the lossy dielectric is defined by the Djordjevic-Sarkar model with dk=2.1 and df=0.002 at
1 GHz. The simulated S-parameters are plotted in Figure 6, which has the same modulation
pattern as the lossless case. The first zero in the insertion loss is 10.75 GHz, which only
changes 2% comparing to the lossless case.
Despite the difference in the single-ended S-parameters, the differential mode Sparameter for the two test geometry is the same. However, the air pocket is beneficial if
the asymmetry induced skew exists. The details are discussed next.
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Figure 5. S-parameters for the cable with air pocket for various lengths.

Figure 6. S-parameter for lossy cable with air pocket.
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6. ANALYSIS OF SKEW

6.1. NUMERICAL EXAMPLES
The same test geometries in Figure 3 are used as example to illustrate the effect of
inhomogeneity on skew. A cylinder with a dk value of 3.2 and 10 mil diameter is added 31
mil away to the left of conductor 1, as shown in Figure 7. The added cylinder makes the
cross-section asymmetric and induces skew to the cables. The geometries are simulated in
ANSYS 2D Extractor, and the simulated L and C matrices are listed in Table 2. It can be
seen that 𝐶11 increases slightly because the cylinder has higher dk value than the dielectric.
The S-parameters are calculated from the RLGC parameters using (20).
The frequency domain intra-pair skew is defined by the difference between the
flight times of conductor 1 and conductor 2, when a differential signal is fed into one end
of the cable [4], [17]. The flight time of the two conductors 𝑡1 and 𝑡2 can be obtained from
the S-parameters:

t1  unwrap(phase(S31  S32 ))

(39)

t2  unwrap(phase(S42  S41 ))

(40)

and the intra-pair skew is the difference between 𝑡1 and 𝑡2 :

skew | t2  t1 |

(41)

The calculated flight time is shown in Figure 8, the skew is plotted in Figure 9. (a),
the differential insertion loss is plotted in Figure 9. (b), and the time domain transmission
(TDT) waveform with 25 ps rise time is plotted in Figure 10. For the co-extruded cable
without air pocket, the flight time changes little with frequency, and the skew is 10 ps at
all frequencies. The skew leads to a resonance on the differential insertion loss at
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1⁄( 𝑠𝑘𝑒𝑤)

0 GHz. And a 10 ps difference can be clearly observed between the TDT

waveforms of the two conductors. For the case with air pocket, the flight time changes with
frequency. The skew starts with 10 ps at low frequency, then reduces to 0 ps at 10.7 GHz,
which is a quarter of the modulation period. At above 10.7 GHz, the skew oscillates around
zero and the sign changes every half of the modulation period. The difference between the

Without air pocket

With air pocket

31 mil

Add asymmetry to the insulator

Figure 7. Add skew to the test geometries by adding asymmetry to the insulator.

Table 2. Simulated L and C matrix.
L matrix (nH/m)

C matrix (pF/m)

W/o air pocket

 296.0 50.1 
 50.1 296.0 



 81.59 13.75
 13.75 81.26 



With air pocket

 296.0 50.1 
 50.1 296.0 



 80.80 14.38
 14.38 80.46 



TDT waveforms is small around the corner where high frequency component is strong, and
the difference is large in the middle of the rising edge where the low frequency component

44
is strong. It is evident that the air pockets helps reducing the negative effect of skew on
signal integrity. The physical explanation is discussed next.

(b)

(a)

Figure 8. Flight time of the two conductors. (a) Without air pocket; (b) with air pocket.

(b)

(a)

Figure 9. The inhomogeneity helps to reduce skew at high frequency and remove the
resonance on the differential insertion loss. (a) Intra-pair skew; (b) Differential insertion
loss.

10 ps

(a)

(b)

Figure 10. Time domain transmission waveform with 25 ps rise time. (a) Without air
pocket; (b) with air pocket.
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6.2. EXPLANATION FOR CO-EXTRUDED CABLE WITH SKEW
For lossless co-extruded cable with asymmetric dielectric as shown in Figure 7.,
the C matrix can be written as (42), where  C is the perturbation due to the asymmetry and
is a small number.

C   C C12 
C   11
C22 
 C21

(42)

 L C  L C  L  C L12C12  L12C22 
P  s 2 LC  s 2  11 11 12 21 11

 L21C11  L22C21  L21 C L21C12  L22C22 
0
L C  L C  L  C

 s 2  11 11 12 21 11
L21 C
L21C12  L22C22 


(43)

The P matrix becomes (43).

The new propagation constants are (44) and (45), where



is the perturbation due to the

asymmetry.

 1  s L11C11  L12C21  L11dC   

s 2 L11 C
   
2 

 2  s L21C12  L22C22  

(44)

(45)

The new ABCD matrices can be written as (46)-(49). Unlike the air pocket, the asymmetry
does not lead to a modulation behavior as (33)-(35).

0
cosh( 1 x)

A= 
0
cosh( 2 x) 


 sinh( 1 x)
 
1
B= 

0




  sL
  11
sinh( 2 x)   sL21

2

0

(46)

sL12 
sL22 

(47)
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1

sL12   1 sinh( 1 x)
0



sL22  
0
 2 sinh( 2 x) 

 sL
C ABCD =  11
 sL21
 sL
D =  11
 sL21

1

sL12  cosh( 1 x)
0
  sL11
sL22  
0
cosh( 2 x)   sL21

sL12 
sL22 

(48)

(49)

Unlike the air pocket, the asymmetry does not lead to a modulation in ABCD
parameters as (33)-(35). Thus, there is no modulation behavior in the single-ended Sparameters either. For the same reason, the flight time of the two conductors is not
significantly dependent on the frequency. The difference between the two propagation
constants leads to resonances on the differential insertion loss. The resonant frequencies
are inversely proportional to  C :

f resonance 

(2n  1)
, n  0, 1, 2 ...
length  L11 C

(50)

In this example, the first resonance calculated by (50) is 50 GHz, which aligns with the
simulated results in Figure 9 and verifies the proposed explanations.

6.3. EXPLANATION FOR SEPARATELY EXTRUDED CABLE WITH SKEW
For lossless separately extruded cable with asymmetric dielectric and air pocket as
shown in Figure 7., the C matrix can be written as

C   C C12 
C   11
C22 
 C21

(51)

where  C  0.33 pF is the perturbation due to the asymmetry and is a small number. The P matrix becomes

 p  s 2 L11 C
P  s 2 LC  
2
 e  s L22 C

e

p

Assuming e  s 2 L22 C , the new propagation constants 𝛾′′1 and 𝛾′′2 can be derived as:

(52)
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 ''1  p  e 

s 2 L22 C

2

pe 

s 2 L22 C
s 2 L22 C
  '1 
4 pe
4 p

(53)

 ''2  p  e 

s 2 L22 C

2

pe 

s 2 L22 C
s 2 L22 C '
  '2 
4 pe
4 p

(54)

where 𝛾′1 and 𝛾′2 are the same as those in (31) for the separately extruded cable without
skew. Comparing to the homogeneous and symmetrical geometry in Figure 3., there are
two factors that affects the two propagation constants, i.e., air pockets and skew. The effect
of the air pocket on the propagation constants is significantly greater than the effect of
skew, as:

s 2 L22 C
e

  '1  
4 p
2 p

(55)

s 2 L22 C
e
 ''2   '2 

  '2  
4 p
2 p

(56)

 ''1   '1 

As a result, adding skew does not change the modulation behavior caused by the
air pocket. With that being said, the magnitude of the single-end S-parameter remained
unchanged after adding skew. The skew exists and causes a difference between the flight
times at low frequency. The sign of the difference changes with frequency because of the
modulation. Therefore, the skew calculated from the unwrapped phase reduces at high
frequency after a few modulation cycles.
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7. DISCUSSION

Separately extruded cable is usually cost-friendly but tends to have greater skew
than co-extruded cable. The analysis presented in this paper shows that the higher skew
does not undermine signal integrity if such skew is caused by asymmetry in the crosssection of the dielectric. The air pocket in the co-extruded cable causes a modulation
between the two propagation constants, which leads to reduced skew at high frequency and
removes the resonance in the differential insertion loss.
Note that if the skew is caused by a difference between the physical length of the
two conductors, the resonance will still be there at frequency equals to 1/( 𝑠𝑘𝑒𝑤) even
with the air pocket. For illustration, we take the S-parameter of the symmetric separately
extruded cable in Figure 4. (b) and add an idea delayed transmission line with 21 ps delay
at port 3, as shown in Figure 11. As a result, the differential insertion loss Sdd12 has a
resonance at 23.8 GHz. Therefore, when manufacturing copper twinax cables, the physical
length of the two inner conductors needs to be precisely controlled.

Port 1

Port 2

TL
S-para.

Port 3

Port 4

Figure 11. Adding delay to the S-parameter of symmetric separately extruded cable
will lead to a resonance on Sdd12.
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The analysis presented in this paper can potentially be applied to other twodimensional transmission lines. For example, it can be used to explain the crosstalk
between two single-ended microstrips. Another application example could be an analysis
of the far-end crosstalk within a pair of striplines.
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ABSTRACT

The inductance of the power/ground planes is a major contributor to the input
impedance of a power delivery network (PDN) for high-speed printed circuit boards and
packages. Conventionally, differential equation (DE) circuit and cavity type models have
been applied to compute the inductive behavior of the plane-to-plane inductance. However,
these methods are not suitable for the case where the structures are perforated or involve
other uneven structures. In this paper, a new partial element equivalent circuit based
methods are presented to compute the inductance of parallel plate-like planes and other
structures. Examples are given to show that the new method can efficiently compute
inductances for multiple IC power vias, power/ground planes, and multiple decoupling
capacitors. The proposed model is validated with both full-wave CEM solutions as well as
with measurements. Further, the speed and the accuracy for real PCB and package designs
are presented to validate the efficiency as well as the accuracy of the proposed approach.
Keywords: Power distribution network, power integrity, PEEC, PPP
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1. INTRODUCTION

Modeling the electrical behavior of the power/ground planes is a key issue for highspeed printed circuit boards (PCBs) and packages [1]-[3]. It represents an important part
of the design of the power distribution networks (PDN). Specifically, the ground and power
planes serve as low impedance connections between different elements of the system. The
planes provide horizontal interconnections between the voltage regulator module, the
usually large number of decoupling capacitors, and the integrated circuit (IC). This work
considers efficient modeling of plane pairs which usually are power and ground plane pairs.
An accurate and efficient model of the power/ground plane pair is a very important
part of the PDN electrical circuit model. In the past, various numerical or analytical
methods have been developed for the modeling of the planes. These methods can be
characterized as differential equation (DE) or integral equation (IE) based formulations.
The DE based methods are the finite difference time domain (FDTD) [4]-[8], cavity model
method [9]-[12], and transmission matrix method [13]-[15]. Differential equation based
methods are usually better for tightly coupled planes without irregular small holes. This is
also the case for the cavity model method which is more efficient than other DE based
methods but only works for rectangular geometries.
Integral equation based methods include the impedance method of moments
solution Z-(MoM) approach and the partial element equivalent circuit (PEEC) [16] based
method which also works for dc solutions. In most practical PCB and package problems,
the power planes are usually irregular shaped, with many different voids and cutouts.
Further, the power and ground plane itself could have multiple different shapes, which
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makes it difficult to apply the cavity model method and the transmission matrix method.
In this paper, we use a partial equivalent circuit (PEEC) based method, which we call the
plane-pair PEEC (PPP) method.
The partial element equivalent circuit (PEEC) method represents a bridge between
electromagnetic problems and corresponding circuit representations. The PEEC method
has been proposed for power plane modeling in [1]. Later, a more efficient approach, a PPP
method neglecting the time delay term was prosed [17]-[20]. Unlike the traditional 3D
models, the PPP method is a 2.5D solver that takes advantage of the equal and opposite
currents on the power/ground pair and has been proved to be fast and accurate. Further, the
rapid decay of the coupling between the mesh cells pairs leads to a sparse modified nodal
analysis (MNA) circuit matrix, which results in a fast solution. Last but not least, a mesh
reduction method can be applied to speed up the computation time [20].
In this work, we consider new aspects of the PPP method for the PDN design. For
example, in the previous work, the power plane and the ground plane are assumed to be
identical, which is not always the case for modern PCBs and packages. Moreover, the
previous work only shows modeling results for very simple plane geometries without
realistic, complex plane shapes. Other new aspects are the more complex shapes, multiple
decoupling capacitors, and a large quantity of power pins of the IC.
The next section in the paper is a short introduction to the PPP approach. New
techniques for extending the approach to unequal planes and conductors are introduced in
Section III. The proposed method is validated by comparing with measurement in Section
IV, followed by application examples for a real PCB and a real package in Section V.
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2. BREIF INTRODUCTION TO PPP MODEL

The purpose of this section is to introduce the meshing concepts of importance for
the PPP approach. The techniques presented in this section will be used in the new results
presented in this paper. Some aspects have been presented in [17]-[20]. Recently, it became
clear that issues like holes in the planes and other new features in the solvers are very
important for new realistic designs. Fortunately, the IE based PPP method yields more
accurate results than the typical DE based approaches for the same type of problem. We
want to mention that the capacitance model for the same type of structure is well known to
be less sensitive to issues like holes in planes. Often, simple fringe models are sufficient
for a similar capacitance situation so that they can be used with the more sophisticated PPP
inductance models.
Figure 1 shows a rectangular shape with a Manhattan type meshing. The Xdirection mesh and Y-direction partial inductances are indicated. Of course, multiple pieces
can easily be connected to other different size pieces at the nodes to form shapes with holes
[20]. The mech cells on the edge are half the size of the other cells, which facilitates the
mesh connections with neighboring shapes. Of course, for PPP application, plane shapes
consist of plane pairs sandwiched cells with opposing currents. The opposing direction
current issue is discussed in the next section.
A very important issue we want to highlight here is the evaluation of the unusual
inductive coupling situation. As shown in Figure 2, cell k and k’ forms a cell pair k, and
similarly, cell m and m’ forms a cell pair m. The coupling situation is from a cell pair with
opposite currents. Further, both sides are coupling in a dipole fashion which leads to locally
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x
Y
ith cell

Ix

Iy

jth cell
X-direction mesh
Y-direction mesh

Figure 1. Orthogonal mesh for PPP. X-direction mesh and Y-direction mesh are
performed separately. The blue dashed lines are meshes for X-direction, and the red
dashed lines are for Y-direction. For each cell, a partial inductance is assigned.

dominated couplings. The analytical formulas used for partial self inductance 𝑝kk and
partial mutual inductance 𝑝km given in Appendix. The two cell-pair-to-cell-pair couplings
are noted as 𝑠kk for the partial self inductance of cell pair of k and 𝑠km for the partial
mutual inductance between cell pair k and m, as shown in (1) and (2).
𝑠𝑘𝑘

( 𝑝𝑘𝑘 − 𝑝𝑘𝑘′ )

(1)

𝑠𝑘𝑚

( 𝑝𝑘𝑚 − 𝑝𝑘𝑚′ )

(2)

+

+

+

+

-

-

-

-

Figure 2. The inductive coupling between two pairs of cells.

The partial mutual inductance Ls_km is local – it decays fast as the distance
between the two cell pairs increase. An example of the local-only coupling is shown in
Figure 3. The mutual partial inductance between two cell pairs are calculated using (1) and
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(2), for two pairs of cells with various sizes and are place at various distances apart. The
plane pair separation is 0.2 mm in this example. For comparison, the partial self
inductances for these cells are 174.5 pH for 1 mm cell, 137.8 pH for 0.5 mm cell, and 96.6
pH for 0.25 mm cell. It can be seen that at a distance of 2 mm, the partial mutual inductance
is sufficiently small such that the coupling for larger distances can be ignored.

Figure 3. Cell pair to cell pair coupling as a function of distance.

The local coupling has another interesting consequence since the delay, or
retardation, is also reduced to a local-only issue. This local-only coupling also leads to an
extension of the high-frequency behavior of the solution without the introduction of the
delay part in the Green's function. Retarded partial elements must be used for two cells
when the distance is greater than

𝑚𝑖𝑛 ⁄10,

where

𝑚𝑖𝑛 correspond

to the highest frequency

of interest. It is obvious that the local coupling results in a high-frequency limit greater
than 20 GHz for a circuit board size problem and 100 GHz for IC type problems.
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Approximation formulas for partial mutual inductance are available to further
speedup the solution. Two different formulas can be used for the partial mutual inductance
Lp_km. For two very close cells, the exact partial inductance in Appendix (1)-(6) is used.
For two cells that are far apart, the partial mutual inductance decays fast, and the
approximate formula (3) can be used to speed up the calculation,

Lpkm 

0lk lm cos( )
4 Rkm

(3)

where 𝑙𝑘 and 𝑙𝑚 are the lengths of the two conductor cells k and m, is the angle between
the two cells, and 𝑅𝑘𝑚 is the disctance between the center of the two cells.
In this work, the mesh reduction method in [20] is applied for the solution leading
to large reductions in compute time. It is important to mention that the above enhancement
techniques are applied for the new work presented in this paper.

3. SOLUTIONS OF MORE COMPLEX GEOMETRIES

3.1. ASYMMETRICAL POWER/GROUND GEOMETRIES
The basic formulation of the PPP method is based on the assumption that the two
planes are congruent with equal and opposite currents in the plane segments [17]-[20]. It
was shown that due to the symmetry which is also used in section II, the compute time for
such methods can be very short. This restrictive assumption applies in principle to all
double plane methods. Unfortunately, DE based techniques [4]-[15] are based on the
congruence of the double planes.
In this section, we show that the PPP method is quite insensitive to the congruence
of the planes. This extends the utility of the approach for realistic problems. Real power
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and ground planes have cutouts and voids. Further, we want to show that the PPP approach
can handle the unequal power/ground pairs with a relatively small error.

Unit: mil

1000

500

1000

250
Short

250
Source

Figure 4. Illustration of a test geometry (unit: mil): 1 inch by 1 inch power plane with two
vias with 10 mil radius, one is shorted to the ground plane which is 5 mil away from the
power plane and the other is the source.

For a realistic PCB, such as a motherboard, the power plane is usually smaller than
the ground plane. Fortunately, the high-frequency current finds the low impedance path,
which means the current on the power plane is almost identical to the current on the ground
plane for frequencies above the kHz range. This results in the impedance for unequal
power/ground plane pair to be close to the impedance of a perfectly symmetrical case.
Next, experiments are used to substantiate the issue by example. Two overlapping
planes that are 5 mils spaced are shown in Figure 4. A source and a short via are shown
which are 0.5 inches apart. The inductance of such an arrangement was computed using
the CST Microwave Studio (CST MWS) [21] by computing the impedance at 100 MHz.
Two cases are considered, where for one case the ground plane is the same size as the
power plane, and in the second case the ground plane is infinitely large. The CST results
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for both cases are the same, both are 223 pH. For comparison, the calculated inductance
using PPP is 239 pH, which is within a 7% difference in comparison to CST.

200

400

400

1000

250

250

350

1000

500

350

1000

400
200

Short

Source

400

1000

Power plane

Ground plane

(a)

Unit: mil

400

W
200
350

250

250
400

(b)
Figure 5. Two example test geometry with cutcouts on the planes. (a) The cutout on the
power plane is different from the cutout on the ground plane. (b) Power plane and ground
plane are symmetric, the shape of both planes are the same as the overlapping area in (a).

As another example, cutouts are made both on the power plane and the ground
plane below it as shown in Figure 5 (a). Hence, both of the two planes are eliminated as
shown such that at one plane the upper overlap part is eliminated while on the other plane
the lower overlap part is missing. For comparison, we take the situation in Figure 5 (b)
where both the top and bottom plane are cut so that the H-shaped planes are congruent.
We find that the high-frequency current distribution of the two examples is almost
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identical, so the inductance of the two cases should be close. The unequal plane inductance
of Figure 5 (a) is 311 pH, and the symmetric plane inductance of Figure 5 (b) is 314 pH,
for CST solutions. The PPP results of Figure 5 (b) inductance is 304 pH, which is within
4% difference comparing to CST. It can be seen that the impedance for unequal
power/ground plane pair is close to the impedance of a perfectly symmetrical case.

Figure 6. Inductances of the Figure 5 examples as a function of W.

Finally, in Figure 6, a comparison is made as a function of W in Figure 5 (b) in PPP
to show how insensitive the inductance is to the asymmetry in Figure 5 (b) with equal and
unequal planes. For W from 20 mil to 300 mil, the difference between PPP, CST with the
unequal plane, and CST with equal pane is within 10%.
A second important way to add more flexibility to the problems is based on the
image theory for loop inductance. For the simulations where the finiteness of the ground
plane is not of interest, an image of the power net can efficiently replace the ground plane.
A power plane, which is placed a distance d above the infinite large ground plane, is
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Power net

Ground d
plane
d
The image of
the power net

Figure 7. A power plane is at a distance d away from the ground plane. The ground plane
can be efficiently replaced by an image of the power plane.

modeled with the image a distance d below the ground plane, as illustrated in Figure 7.
Importantly, due to the symmetry of the image, the problem fits with the PPP formulation.
Using this approach the, solution above the ground plane is represented correctly. The
equivalent circuit solution needs to be modified accordingly. The power plane and the new
image are at a distance of 2d. However, the equations apply. Note that the image theory
cannot be directly applied to the partial inductances of the cells [22] [23], but it can be
applied to the loop inductance of the plane pair.

3.2. MULTIPLE DECOUPLING CAPACITORS AND MULTIPLE POWER VIAS
In previous PPP papers, circuit formulations and examples were given for one
decoupling capacitor and only one power via. In high-speed PCB designs, to reduce PDN
impedance, multiple local decoupling capacitors are placed around the ICs, and the ICs
have multiple power pins. The PPP MNA circuit formulation to handle multiple decoupling
capacitors and multiple IC power pins are developed here.
Suppose there are total 𝐺 decoupling capacitors, with node 𝑔𝑖 and the node 𝑔𝑗
connected to decoupling capacitors, where 𝑖, 𝑗

1, … 𝐺. The equivalent circuit for the
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PPP model is shown in Figure 8, where each IC power pin connection is treated as a port
to the equivalent circuit. Suppose there are 𝑃 IC power vias in total. While node 𝑝𝑘 and
node 𝑝𝑚 are connected to the IC power vias, where 𝑘, 𝑚

1, … 𝑃, there will be 𝑃 ports

in the PPP model, and the result will be a 𝑃 by 𝑃 inductance matrix. The
𝑣𝑖𝑎𝑘

and

𝑣𝑖𝑎𝑚

𝑣𝑖𝑎𝑖

,

𝑣𝑖𝑎𝑗

,

are the partial self inductance of the power vias, and 𝑀𝑣𝑖𝑎 𝑚𝑘 , 𝑀𝑣𝑖𝑎 𝑖𝑗 ,

and 𝑀𝑣𝑖𝑎 𝑖𝑚 are the partial mutual inductances between the vias. For each port, a current
source 𝐼𝑠𝑘 is injected. The voltage across each via is noted as 𝑉𝑝𝑘 . Then the circuit can be
solved by the MNA method [28], as shown in (4),

  sC + G 
0N×P
N×N


0P×N
0P×P

T

 A M×N
0M×P


T
T
  A decap  (P+G)×N  A power  (P+G)×P
  Vnode N×P 

 VP P×P 


=  I s (M+N+G+2P)×P
 I branch  
P×P


I


 via P×P 

 A N×M
0P×M
-sL - R M×M
0(P+G)×M


 A decap 
N×(P+G)


 A power 
P×(P+G) 
0M×(P+G) 

 Z via (P+G)×(P+G) 

(4)

where 𝑁 is the total number of nodes, 𝑀 is the total number of current branches, 𝐂 is the
capacitance matrix, 𝐆 is the conductance matrix, 𝐋 is the inductance matrix, 𝐑 is the
resistance matrix, 𝐙via is the via impedance matrix, 𝐈s is the source matrix, 𝐀 , 𝐀 decap , and
𝐀 power are the connection matrices which represent the KCL, KVL relations. By solving
the MNA matrix equations, the voltage of each node 𝐕node and the current of each branch
𝐈branch are known. The formulation for 𝐑, 𝐋, 𝐆, 𝐂, 𝐀 and 𝐙via can be found in [20].
Formulation for 𝐀 decap , 𝐀 power , and 𝐈s are given in (5) - (7).
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1, when i  j and i  G
A decap   aij  , where aij  
0, else


(5)

1, when j  i  G and G<i  G  P
A power  bij  , where bij  
0, else


(6)

 1, when i  j  G and j  P

I s  cij  , where cij  1, when i  j  N and j  P

0, else


(7)

Node
Node

Node

Node
+
-

C

+
-

C

Figure 8. Multiple ports are set on each IC power via, and each decoupling capacitor
power via is represented by a short across the plane pair.

4. VALIDATION OF THE PPP MODEL

A test board is designed and measured to validate the proposed PPP method. The
top two layers of a multi-layered PCB are used as the test structure, as shown in Figure 9.
There are 4 vias in the center, which represent IC power vias, serving as the combined
sources [25]. And there are another 4 vias which represent decoupling capacitor power
vias. For the PDN experiment, they will be shorts instead of decoupling capacitor, since
including the parasitic inductance of the decoupling capacitors would introduce extra
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uncertainty to the measurement [26]. Therefore, shorts are placed across the antipads
instead of real capacitors. The dielectric layer has a dielectric constant of 4.0 and a loss
tangent of 0.02. All other geometrical details can be found in Figure 9.

The antipads
are shorted

Port for impedance
measurement

The antipads
are shorted

GND

loop

loop
PWR

Surrounding
power vias

Power via in
the center

1.5 mil
4 mil
1.5 mil

Surrounding
power vias

500 mil
vias

40 mil

…

…

500 mil

…
landing pad

2000 mil

…

voids

2000 mil

Figure 9. Illustration of the test board, cross-section and top view.

Two cases are investigated with these experiments. In the first case, the power vias
are surrounded by a 15 by 15 void array on the first layer to study the impact of voids. The
voids have a diameter of 30 mil, which is close to the antipad of a BGA footprint. In the
second case, there are no voids in the plane so that we can compare the cases with and
without voids. Of cause, the inductance with voids is expected to be larger.
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20 dB/decade
inductive

Figure 10. Impedance comparison between measurement, full wave simulation, and PPP
method for the test boards.

The impedance of the test vehicle is measured by using a two-port measurement
with two probes connected to the pad of the source. The scattering parameters are measured
by a vector network analyzer (VNA) from 10 MHz to 1 GHz. The PDN input impedance
is obtained using (8). Note that this method requires that the mutual coupling between the
two ports is negligible. To reduce the mutual coupling between the two ports, the probes
need to be placed as far away from each other as possible.

Z PDN  Z 21 

S
1
Z 0 21
2 1  S21

(8)

Table 1. Inductance comparison for the test boards.
W/O voids

With voids

PPP

57 pH

87.2 pH

CST model

56 pH

82 pH

Measurement

58 pH

86.7 pH
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For comparison, a full-wave model of the test geometry is modeled in CST MWS.
The measurement, CST simulation, and PPP modeled impedance are plotted in Figure 10.
As expected, the impedance is larger for the case with voids. Also, good correlations
between the three different methods are observed. Note that the impedance curves are
straight lines with a slope of 20 dB per decade, which confirms the inductive behavior. In
Table 1., a difference of less than 7% is observed between the results for the measurement,
PPP model, and the CST model. We note that the inductance increase due to the voids is
above 50%, which shows the importance of carefully modeling voids in the power plane.

5. APPLICATION EXAMPLES

In this section, two application examples are given to demonstrate the accuracy
and efficiency of the PPP model.

5.1. A PCB EXAMPLE
The first example is a PCB power net area fill problem, as shown in Figure 11. The
size of the area fill is about 50 mm by 100 mm, where the dielectric thickness is 4 mils.
One IC is placed at the center of the area which is surrounded by 10 local decoupling
capacitors. The inductance of the power net area fill between the decoupling capacitors and
the IC is modeled.
The IC under consideration has 114 power vias. In the PPP model, a port is assigned
to each of the power vias. Hence, the result of interest is a 114 by 114 inductance matrix
which is conventionally reduced to a single inductor by assuming an equal terminal voltage
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on all ports. The current density calculated by PPP is shown in Figure 12, with an enlarged
view of the mesh cells for the BGA region. The comparison between PPP and CST model
inductance and compute time is summarized in Table 2.

C3
C2

C4 C5

C6
C7
C8

C1

C9, C10
IC footprint

Figure 11. An example power net area fill of a PCB. The footprint of the IC is in the
middle of the area, with ten decoupling capacitors around the IC.

Mesh

Current density

Figure 12. Current density plot calculated by PPP.
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Table 2. Inductance and compute time comparison
Inductance (pH)

Time

Number of meshes

PPP

25

13 min

39210

CST model

29

4 h 29 min

1209095

5.2. A PACKAGE EXAMPLE
The second example is a power net area fill of a commercial package design [27] [29] as shown in Figure 13. There are 7 decoupling capacitors placed around the chip die.
Figure 13 (b) is an enlarged picture of the power plane. The power plane consists of many
irregular shaped voids. The parasitic inductance associated with the power plane at the IC
core connection is modeled using PPP. The mesh with voids is shown in Figure 14.

core

Figure 13. An example power net area fill of a package.

To show the effect of these voids, the PPP model is built for two cases: with and
without the voids. It is evident from the current density plots in Figure 15, that the current
distribution is changed considerably due to the voids, and the plane inductance will
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Figure 14. One of the core area on a package power layer and the orresponding PPP
mesh cells which captured the voids and cutouts.

Table 3. Inductance comparison for with and without modeling the voids.
W/O voids

With voids

PPP

18.9pH

37.1pH

Commercial PI tool

N/A

39pH

Cavity model

19.9pH

N/A

increase dramatically compared to a rectangular plane case without voids. The inductances
from PPP, cavity model, and commercial power integrity (PI) tool are shown in Table 3.
Again, inductance increase by 100% because of the void in the plane.

6. CONCLUSION

In this paper, we present new aspects for the plane pair modeling of general plane
geometries with holes and unequal size planes. It is shown that fast and accuarate
inductance can be obtained for such structures with PPP models which constructs
equivalent circuits using PEEC models. The approach can handle voids, cutouts, multiple
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ports, and a large number of decoupling capacitors. The importance of plane voids is shown
by modeling of a test vehicle and modeling of a commercial package. The inductances
obtained with the approach, together with the IC power via inductances and decoupling
capacitor via inductances, can be used to build a physics-based circuit for PDN pre-layout
design.
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SECTION

2. CONCLUSIONS

This dissertation presented the modeling methods for off-chip high-speed designs
interms of signal integrity and power integrity problem. In the first paper, the power via
induced crosstalk is analyzed. In the second paper, inhomogenous dielectric induced
modulation inside twinax cable is discussed. And in the last paper, a PPP based method is
proposed for power plane modeling.
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